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Abstract 
This paper describes the behavioral modeling of DRACO, a peripheral interface Application 
Specific Integrated Circuit (ASIC) developed by Rockwell International for numerical con-
trol applications. The behavioral model was generated from a data sheet of the fabricated 
chip, which primarily described the chip's input-output functionality, physical and opera-
tional characteristics, and a functional block diagram. The data sheet contained very little 
abstract behavioral information. This report describes the abstract behavioral model of the 
DRACO chip, and uses flowcharts and VHDL to capture the behavior. The behavioral 
model was developed through reverse engineering of the data sheet description, supple-
mented by further consultation with designers of the DRACO ASIC at Rockwell Intema-
tional. The report describes typical behavioral test sequences that were applied to the 
DRACO VHDL model to verify its correctness. The appendices contain the original 
DRACO datasheet and the VHDL code used to capture DRACO's behavior. 
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1. INTRODUCTION 
A commercial chip design is typically described using logic schematics and data sheets 
which give a structural and functional view of the design from a logic designer's perspec-
tive. Unfortunately, such a description does not describe the abstract behavior of the 
design in a complete fashion. Although some of this behavioral information may be present 
in each chip's data sheets and schematics, the lack of complete, more rigorous behavioral 
descriptions of chip designs is a pressing problem faced by many system houses, chip 
manufacturers and end users. With technological changes occurring at such a rapid pace, 
chip designs can become obsolete quickly, requiring retargetting of the intial design 
specification to a new technology or library. Since there is no well documented behavioral 
description of the design, retargetting of the design is a tedious process involving the 
reverse engineering of the schematics and data sheets to understand the abstract behavior 
of the design. This means a longer time to design, and therefore a longer time to a finished 
product, in a market where chip designs get obsolete very quickly. 
Furthermore, chip complexities are increasing at a tremendous pace; by the year 1994, 
we can expect to see a microprocessor-on-a-chip with 6 million transistors on a 750 sq. 
mm. die, delivering 200 mips of performance running on a 100 Mhz clock [Sumn89]. To 
cope with this explosion of design complexity, there is an urgent need for design tools that 
capture designs at higher levels of description, and which automate higher levels of the 
design process, so that design alternatives can be explored quickly and accurately. More-
over, several nationally recognized figures have indicated that the competitiveness of the 
U.S. semiconductor industry is dependent on our ability to integrate tools that permit rapid 
turnaround of chip designs, from concept, all the way to manufacturing [IEEE90]. 
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All of these indicators underscore the need for better design specifications using more 
rigorous media such as behavioral hardware description languages. Such specifications can 
provide behavioral models for simulation, verification and synthesis of designs. They also 
document the design in a systematic, comprehensible fashion, removing the need for reverse 
engineering of lower level descriptions. 
In this report, we attempt to describe the behavior of a commercial chip design 
(DRACO) developed by Rockwell International. Rockwell's design specification for 
DRACO consisted of a data sheet and a set of VHDL netlists (schematics) representing the 
final chip design. The functionality in the data sheet only described the block diagram of 
the chip and a description of its input-output characteristics. There was no comprehensive 
abstract behavioral description of the chip available at Rockwell International. As a result, 
there were no behavioral test cases available, nor were there any typical design scenarios for 
the chip. 
Using this data sheet description, an abstract behavioral model of the chip was 
developed using simple flow charts. This required some reverse engineering in order to 
avoid references to specific hardware constructs. The :flowcharts deliberately use pseudo-
code instead of a particular hardware description language. This facilitated easier develop-
ment of the behavioral model. Inconsistencies and clarifications were resolved by communi-
cation with designers at Rockwell International [Lars90] [Pase90]. Once the complete 
behavior of the chip had been described, a set of behavioral test scenarios were developed 
to test typical operational sequences of the chip. 
At this point, a behavioral VHDL (VHSIC Hardware Description Language) model of 
the DRACO chip was developed. This model was subjected to test stimuli corresponding to 
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the typical operational scenarios developed previously, to verify its operational correctness. 
This report begins with the functional description and structural view of the DRACO 
chip in sections 2 and 3. Section 4 describes the behavioral model of the DRACO chip 
using :flowcharts and pseudocode. Section 5 describes how DRACO was modeled in 
behavioral VHDL. Section 6 gives five typical operational sequences that were used to test 
the behavioral VHDL model. Appendix I contains Rockwell's data sheet for DRAC01, 
while appendix II lists the actual behavioral VHDL code used to model DRACO. 
2. ROCKWELL DRACO CHIP 
DRACO is a peripheral interface Application Specific Integrated Circuit (ASIC) 
developed by Rockwell International for numerical control applications. This section 
reviews the functional and structural characteristics of the DRACO chip as presented in the 
Rockwell DRACO data sheet. Appendix I contains the actual data sheet for DRACO, 
which has a more detailed description of DRACO's functionality. 
2.1. Functional Description of DRACO 
DRACO's basic function is to interface 16 I/O ports to a microprocessor's 8 bit multi-
plexed address/ data bus and control signals. DRACO may be connected remotely through 
an 18 inch long ribbon cable. Such a configuration may introduce errors in the transmitted 
signal due to Electro Magnetic Interference (EMI). To minimize any danger that may be 
caused by the receipt of corrupt data, several security features have been built into 
1 Rockwell International has granted U.C. Irvine permission to duplicate the data. sheets for educational pur-
poses. 
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DRACO. These special features are: 
(1) Hardware Key: DRACO has a key which must be unlocked prior to configuring the 
chip. This configuration protocol adds an extra level of security since an incorrect 
configuration of the chip could result in considerable operational havoc. Further-
more, configuration registers may be written into only when the configuration is 
unlocked and the I/O ports may be written into only when data is unlocked. 
(2) Address Parity Check: DRACO may optionally be configured to perform parity 
checks on all received addresses from the host. 
(3) Data Parity Check: DRACO may optionally be configured to perform data parity 
checks on data received from the host and may generate parity while loading data 
onto the address bus. 
(4) Checksum: DRACO generates an inverted checksum from the data to be output, 
compares it with the the received checksum and updates the I/O ports only if the 
checksums are equivalent. 
Such extensive error checking measures ensures nearly error-free operation in the pres-
ence of EMI. 
DRACO's input-output configuration is presented in Figure 1. A description of some 
of DRACO's pins follows: 
ADD_DATAJ3US: The bus transfers address and data from the host to DRACO and 
data from DRACO to the host. 
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ADD DATA BUS 
PARITY 
POWER 
CE L 
RESEi:.__L 
READ L 
WRITE L 
ALE 
ERROR_L 
'HOST-DRACO 
INTERFACE 
DRACO 
Figure 1. DRACO's 1/0 Configuration 
110 BUS 
PARITY: Carries address and data. parity from the host to DRACO and data parity 
from DRACO to the host. 
POWER: Indicates power on / power off status. 
RESET_L: This input is used to initialize all internal registers and latches; it should 
be held low after power is applied. 
READ_L: A low on this input causes internal read data. to be placed on the address 
data bus and the parity to be placed on the parity pin when data is enabled. 
WRITE_L: A low to high transition on this input causes external data on the address 
data bus and parity pins (when da.ta parity is enabled) to be written into DRACO. 
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CE_L: This is a Chip enable input, which must be held low to execute a read or write 
cycle. 
IO_BUS: These pins carry the output data and the data to be read in from DRACO. 
ERROR_L: This is an active low output which is asserted whenever an error occurs in 
the data transmission between DRACO and the host microprocessor. This output will be 
latched low and must be reset by the user. 
2.2. DRACO's Structural Model 
The DRACO's structural model is shown in Figure 2. The structure consists of 6 regis-
ters and 4 D Flip Flops which store the data and DRACO's configuration. 
3. BEHAVIORAL MODEL OF DRACO 
The behavior of DRACO can be naturally modeled using a state transition diagram 
consisting of the following 8 primary states: 
(1) Reset State 
(2) Chip enabled 
(3) Address Cycle 
(4) Read Cycle 
(5) Write Cycle 
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ADD_LATCH 
REGISTER 
STATUS CON 
REGISTER 
EKEY 
POS 
-
MSB_BUF 
REGISTER 
LSB_BUF 
REGISTER 
EKEY_ VALID 
MODE ADDRESS 
INT 
VAR 
MSB_CON 
REGISTER 
LSB_CON 
REGISTER 
Figure 2. Behavioral Structure For DRACO 
(6) Idle 
( 7) Chip Disabled 
(8) Power Off 
Figure 3 shows the state transition diagram using these eight states. 
A typical initial sequence of operations for DRACO would involve turning the power 
on (Power-Up to Reset State), enabling the chip (Reset to Chip Enable State) and then 
resetting the chip (Chip Enable to Reset State) so as to configure DRACO using default 
settings (data/address parity off, ports set to be bidirectional, etc.). Subsequently, data can 
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Figure 3. DRACO State Diagram 
Modelling DRACO Pages 
be written into or read from DRACO. 
For a. data access from DRACO, the chip passes through Address Cycle and the Read 
Cycle. The following sequence of events occurs: Address appears on the address/data bus, 
ALE goes low, READ_L goes low and finally data is placed by DRACO on the 
address/data bus. When ALE goes low, data from the bus is latched into DRACO if it is 
valid. DRACO places data on the bus a specified time after the READ_L signal goes low. 
For writing to DRACO, the chip sequences through the Address Cycle and the Write 
Cycle. The following sequence of events occurs: Address appears on the address/data bus, 
ALE goes low, WRITE_L goes low, data appears on the address/data bus, a.nd WRITE_L 
goes high. When ALE goes low, the address, if valid, is latched into DRACO. When 
WRITE_L goes high, data is written into DRACO. 
DRACO is in the Idle State when power is on and the chip is enabled, but is not exe-
cuting the Read, Write or Address Cycles. During this state ALE, READ_L and 
WRITE_L are all high. DRACO enters this state after the Read and Write cycles. 
Whenever power is switched on, the chip immediately sequences to the RESET State; 
there is no "Power On" State, since this is effectively the Reset State. 
Each of the the 4 states Address Cycle, Write Cycle, Read Cycle and Reset Cycle are 
described by secondary sequential state diagrams. The flowcharts and pseudo-code for the 
Address, Write, Read and Reset Cycles are given in Figures 4, 5, 6 and 7 respectively. 
These flowcharts should be fairly self-explanatory. 
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Power='1',CE_L:Low and ALE goes low 
begin 
Yes 
* Address parity on 
Count no of '1 's in 
add/data bus and 
parity bit 
Yes 
add_latch = 
add_data_bus 
valid add = '1' 
End 
Address Cycle 
Yes 
No 
(for correct parity 
sum is odd) 
error _I = 'O' 
No status_con.3:'1' ________________,. .. valid_add:O 
Figure 4. Secondary State Diagram for ADDRESS CYCLE 
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* 
Data Parity On 
Yes 
valid_add:'O' 
Begin 
Power:'1',CE_L='0',valld_add:1 and 
wrlte_L goes low 
wait for data to appear on add_data_bus 
wait for wrlte_L to go high 
Yes 
Generate 
Parlry 
status_con.4=0 
Yes 
Yes 
Ekey _mode:off 
status_ con .5= 'O' 
valid_add:'O' 
lnt_var='1' 
valid_add:'O' 
No 
To Figure 5(b) 
error_I = 'O' 
status_con.3='1' 
valld_add:O 
Figure 5(a). Secondary State Diagram of WRITE CYCLE 
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valld_add:'O' Yes 
key_pos:data_unlocke 
status_con.6='1' 
status_con.7:'0' 
valid_add='O' 
ekey_mode:on 
status_con.5='1' 
lnt_var = 'O' 
valld_add = 'O' 
End 
Write Cycle 
Yes 
From Figure S(a) 
Yes 
ekey_pos:conflg_unlocked 
status_con.6:'0' 
status_con.7='1' 
valld_add:'O' 
End 
Write Cycle 
No 
No 
No 
To Figure S(c) 
Figure 5(b). Secondary State Diagram of WRITE CYCLE (contd.) 
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From Figure S(b) 
Yes 
No 
** Configuration Unlocked 
No 
Yes 
msb_con:add_data_bus 
No 
** Configuration Unlocked 
No 
Yes 
lsb_con:add_data_bus 
To Figure S(d) 
Error_L='1' 
status_con.3:'0' 
valld_add:'O' 
End 
Write Cycle 
error_I = 'O' 
status_con.3 = '1' 
valld_add:'O' 
End 
Write Cycle 
error_I = 'O' 
status_con.3 = '1' 
valid_add:'O' 
End 
Write Cycle 
Figure S{c). Secondary State Diagram of WRITE CYCLE {contd.) 
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*** 
•• 
Configuration 
Unlocked 
Only 3 lsbs are configuration 
bits. The others are 
status bits (read only). 
From Figure 5(c) 
No 
No 
Yes 
status_con.0 .. 2:add_data_bus.0 .. 2 
ekey_mode =off 
No 
No 
No 
Checksum Enabled 
msb_buf:add _data_bus 
valid_add:'O' 
To Figure S(e) 
error_!= 'O' 
status_con.3 = '1' 
valld_add:'O' 
End 
Write Cycle 
error _I = 'O' 
status_con.3 = '1' 
valld_add:'O' 
End 
Write Cycle 
msb_lo_bus:add_data_bus 
status_con.4='1' 
valld_add:'O' 
End 
Write Cycle 
Figure S(d). Secondary State Diagram of WRITE CYCLE (contd.) 
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From Figure S(d) 
No 
No lsb_lo_bus:add_data_bus 
Yes 
lsb_buf:add_data_bus 
valld_add:'O' 
Yes 
Generate 
Inverted checksum 
of LSB and MSB 
buffers 
lsb_lo_bus:lsb_buf 
msb_lo_bus:msb_buf 
status_con.4='1' 
No 
No 
status_con.4:'1' 
valld_add:'O' 
End 
Write Cycle 
Error_L='O' 
status_con.3='1' 
valld_add:'O' 
End 
Write Cycle 
Error_L='O' 
status_con.3='1' 
valld_add:'O' 
End 
Write Cycle 
Figure 5(e). Secondary State Diagram of WRITE CYCLE (contd.) 
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Power:ON, CE_L:low,Address Is valid 
and read_l goes low 
~--------~ 
Yes 
No 
Generate 
Inverted Check-
>--~~ sum of lsb and 
msb bufs 
add_data_bus:lsb_buf 
after 20 ns 
Error_L='O' 
status_con.3:'1' 
valld_add:'O' 
add_data_bus:inv. check 
-sum after 20 ns 
generate parity bit 
generate parity bit 
generate parity bit 
generate parity bit 
To Figure 
Figure 6(a). Secondary State Diagram of READ CYCLE 
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From Figure 6(a) 
No 
Data Parity 
On 
· -:.· Yes 
">----l""ladd_data_bus:msb_lo_bu 
after 20 ns 
>-Y_e-ts""I add_data_bus:lsb_io_bus 
after 20 ns 
parlty:generated parity 
after 20 ns 
From Figure 6(a) 
generate parity bit 
generate parity bit 
Figure 6(b). Secondary State Diagram of READ CYCLE (contd.) 
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Power goes high OR 
Reset_L goes low, Power Is high and 
CE_L Is low 
Begin 
status_con = OOH 
lsb_con:OOH 
msb_con:OOH 
Ekey_mode = off 
valld_add = 'O' 
lnt_var = 'O' 
Figure 7. Secondary State Diagram of RESET CYCLE 
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4. VIIDL DE3CRIPllON OF DRACO 
The behavior of the DRACO chip was described in VHDL using the flowcharts and 
pseudo-code as the preliminary design specification. The behavioral VHDL description 
used both block and process statements. 
Each of DRACO's eight primary states was modeled using a VHDL block, in which a 
resolved signal of type "state" (described later in this section) is assigned the appropriate 
state value. The guard at entry to each block specifies the conditions under which a state 
is to be entered, while the body of each VHDL block includes a guarded signal assignment 
to the resolved signal. The Read, Write, Address and Reset Cycles were described using a 
process each for the actions performed in those states. 
4.1. Treatrrent of 'lining Constraints 
The timing specifications in the DRACO data sheet represent the physical characteris-
tics of the completed chip design. The data sheet did not have any behavioral timing 
specifications in it. As a result, the data sheet's timing specifications will be used as the 
timing constraints which must be met by the final design. We will look into how these tim-
ing specifications get transformed into timing constraints for internal structures (register, 
adder, etc.) of DRACO in forthcoming reports which will describe synthesis of the DRACO 
chip. 
Assertions were added to the VHDL description to validate the correct sequence of 
critical signals received from the host. Error messages are reported when incorrect 
sequences are encountered. For example, an attempt to write to DRACO must be preceded 
by an address latch. The description, however, does not care about the minimum and 
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maximum timing constraints, but only checks and ensures sequentiality. Therefore, for 
error-free operation, the host only needs to make sure that it writes data into DRACO after 
latching a valid address; there is no minimum (or maximum) time constraint between these 
two events (latching of valid address and writing into the chip). 
Moreover, the host should ensure that no two out of the four signals: read_l, write_l, 
reset_l and ale become active simultaneously (the behavior of the chip cannot be predicted 
if any pair of these signals is active simultaneously). However, power failures may occur at 
any time. H the power signal becomes active simultaneously with any other signal, the 
power signal is selected with priority while the other signal is ignored. Prioritized treat-
ment of the power-off signal is built into the resolution function of the signal representing 
the chip's state. 
From DRACO's state diagram (Figure 3), we can construct the following list which 
describes the eight states and the conditions under which they are entered: 
(1) RESET STATE: POWER goes high or RESET_L signal falls low and POWER is 
high and chip is enabled. 
(2) CHIP EN ABLE: CEJ, falls low and POWER is on. 
(3) ADDRESS CYCLE: POWER is high, CE_L is low and ALE goes low. 
(4) READ CYCLE: POWER is high, CE_L is low, VALID ADDRESS is true and 
READJ, goes low. 
(5) WRITE_CYCLE: POWER is high, CE_L is low, VALID ADDRESS is true and 
WRITE_L goes low. 
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(6) IDLE: ALE goes high, power is on and chip is enabled . 
. 
(7) CHIP DISABLED: CEJ, goes high and chip is enabled. 
(8) POWER OFF: POWER goes low. 
4.2. Type Declarations 
A user defined type state has been defined which can assume the following values: 
state = { reset, chip_enabled, chip_disabled, write, 
read, address, idle, power_off} 
The DRACO chip sequences through these states as indicated in Figure 3. 
4.3. Resolution Functions 
Since the VHDL description has several blocks that make assignments to this signal, a 
resolution function is declared to resolve the final value assigned to the state signal. This 
resolution function will give priority to the power_off state as discussed previously. 
For status/ configuration registers which have more than one source (for example, 
status bits of the status/configuration register are updated in all the 4 cycles: read, write, 
address and reset), we need to define resolution functions. Also, in some cases we need to 
address individual bits of these registers, both separately and in different processes. Thus 
each of the configuration registers is declared as an array of resolved bit type. Specifically, 
the exact VHDL statements are: 
function bit_res_fun (Input bit_res) return bit; 
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subtype bitres is bit_res_fun bit; 
status_con_reg: array (7 downto 0) of bitres Register; 
The first statement declares a bit resolution function that returns a signal of type bit. 
The second statement declares a resolved signal subtype called bitres and the last state-
ment declares a register (width 8) of type bitres. 
4.4. Stimulus to the VIIDL Description 
In the current VHDL description, input stimuli to the chip are generated without the 
use of a stimulus/command file. Instead, the ports which carry signals to DRACO from 
the host are commented out from the entity declaration and declared as signals in the 
architecture body. These signals are then assigned waveforms in a process body within the 
architecture. The process "generate_signals" in the VHDL description performs the func-
tion of generating input stimuli for exercising the VHDL model. 
4.5. Simulator Specifics: Vantage and Zycad 
Simulations of DRACO's VHDL behavior were attempted on the Vantage [Vant89] 
and Zycad [Zyca89] simulators. 
The Zycad simulator supported the resolved types described above. However, the 
Vantage simulator (version 1.203) could not simulate the description, since that version did 
not support bit-slicing. A description to be simulated on Vantage would therefore require 
each bit of the register status_con_reg to be separated as shown below: 
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status_con_reg: bitres; for i = 0 to 7 
With such a description, a probe file (comm.and file) has to assign values to a register 
by addressing each bit individually. This is an onerous task when dealing with even a few 
registers and buses. 
5. EXAMPLES 
This section describes five typical operational scenarios for the DRACO chip. 
Included with each scenario (labeled "Example") are the stimulus files and the simulation 
results generated by the Zycad simulator. 
5.1. Exarr.ple 1 
The first example writes data (FFH) onto the low byte of the 1/0 ports. In this exam-
ple the following signals are received by DRACO: 
Power on at 25 fs; 
Chip enabled at 50 fs; 
Following the receipt of these two signals, the chip is reset and is set to execute 
further commands such as address latch and reset. In the reset state, the address parity, 
data parity and checksum are off, the electronic key is off and data and configurations are 
locked. To write data into the low byte of the 1/0 ports, the following states have to exe-
cute four times: 
address cycle -----> write cycle ------> idle 
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In the first two cycles, the electronic key is switched on; data is unlocked in the third 
cycle, while data is written to the I/O ports in the fourth cycle. 
Details of each cycle are given below: 
cycle!: write data AAH at address 80H followed by 
cycle2: write data 55H at address 7FH. 
cycle3: write data 55H at address 7FH 
cycle4: write data FFH at address OOH 
These four cycles execute between 100 fs and 500 fs. Finally the chip is disabled at 
1910 fs and the power is turned off at 1920 fs after completion of these four cycles. 
The stimulus file for this example is shown in Figure 8. 
Tabular results obtained from the simulation are shown in Figure 9. 
5.2. Example 2 
This example simulates the behavior of DRACO when the parity checks are enabled. 
DRACO needs to be configured to activate these checks. As with the previous example, the 
following actions are required after the electronic key is switched on: 
1) Unlock the DRACO configuration 
2) Set the 1st and 2nd bits of the configuration register to enable parities. 
The first step requires writing AAH at address 7FH, while the second step requires 
writing 06H at address 02H. 
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STIMULUS FILE FOR EXAl\IIPLE 1 
-- 40 LINES 
GENERA TE_SIGNALS: 
process 
begin 
-- This example unlocks the key, unlocks the data and writes 
-- to the lsb I/O bus. 
-- POWER SIGNAL 
power <= 'O', 
'l' after 25 fs, 
'O' after 1920 fs; 
-- CHIP ENABLE SIGNAL 
ceJ <= 'l', 
'O' after 50 fs, 
'1' after 1910 fs; 
add_data_bus <= X"80" after 105 fs, 
X"AA" after 140 fs, 
X"7F" after 205 fs, 
X"55" after 240 fs, 
X"7F" after 305 fs, 
X"55" after 340 fs, 
X"OO" after 405 fs, 
X"FF" after 440 fs; 
ale < = 'l', 'O' after 110 fs, '1' after 170 fs, 
'O' after 210 fs, '1' after 270 fs, 
'O' after 310 fs, '1' after 370 fs, 
'O' after 410 fs, '1' after 470 fs; 
writeJ < = '1', 'O' after 130 fs, '1' after 160 fs, 
'O' after 230 fs, '1' after 260 fs, 
'O' after 330 fs, '1' after 360 fs, 
'O' after 430 fs, '1' after 460 fs; 
readJ <= '1'; 
wait; 
end process GENERA TE_8IG N ALS; 
Figure 8. Stimulus File for Example 1. 
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SMON9 
SMON8 
SMON7 
SMON6 
SMON5 
SMON4 
SMON3 
SMON2 
SMONl 
SMON 
25 FS 
SIMULATION RESULTS FROM EXAMPLE 1 
CE ACTIVE /DRACO/ERROR_L 
SMON3: 
SMON: 
SMON2: 
SMON: 
SMON2: 
50 FS 
SMON3: 
105 FS 
SMONl: 
110 FS 
SMON3: 
130 FS 
SMON3: 
140 FS 
SMONl: 
170 FS 
SMON3: 
205 FS 
SMONl: 
210 FS 
SMON3: 
230 FS 
SMON3: 
240 FS 
SMONl: 
260 FS 
SMON: 
270 FS 
SMON3: 
305 FS 
SMONl: 
310 FS 
SMON3: 
330 FS 
SMON3: 
340 FS 
SMONl: 
360 FS 
SMON2: 
370 FS 
SMON3: 
405 FS 
SMONl: 
410 FS 
SMON3: 
430 FS 
SMON3: 
440 FS 
SMONl: 
460 FS 
CE ACTIVE /DRACO/MSB_BUF 
CE ACTIVE /DRACO/LSB_BUF 
CE ACTIVE /DRACO/DATA_BUS 
CE ACTIVE /DRACO/MSBJO_BUS 
CE ACTIVE /DRACO/LSBJO_BUS 
CE ACTIVE /DRACO/CYCLE 
CE ACTIVE /DRACO/EKEY..POS 
CE ACTIVE /DRACO/ADDJ)ATA_BUS 
CE ACTIVE /DRACO/EKEY_MODE 
ACTIVE /DRACO/CYCLE (value= RESET) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/CYCLE (value= CHIP _ENABLED) 
ACTIVE /DRACO/ADD__DATA_BUS (value= X"80") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"AA ") 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"55") 
ACTIVE /DRACO/EKEY_MODE (value= ONN) 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADD__DATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADD__DATA_BUS (value= X"55") 
ACTIVE /DRACO/EKEYJ>OS (value= DAT.A_UNLOCKED) 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"oo") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"FF") 
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SMON4: ACTIVE /DRACO/LSBJO,J3US (value= X"FF") 
SMON: ACTIVE /DRACO/EKEY_MODE (value= OFF) 
470 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
1910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = CHIP _DISABLE) 
1920 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = POWER_OFF) 
2000 FS 
Figure 9. Tabu1ar Results For Example 1. 
Except for the last cycle, the parity of data and addresses received by DRACO from 
the host are correct. However, the address parity bit received in the last cycle is incorrect. 
The tabular results obtained as a result of simulating this example are shown Figure 
11. Note that a warning message is generated on receipt of incorrect parity (corrupted 
data). The subsequent write cycle is also aborted since there is no valid address to write the 
data. 
Power is turned on at 25 fs, chip is enabled at 50 fs. In the end the chip is disabled at 
1910 fs and power turned off at 1920fs. 
The stimulus file for this example is shown in Figure 10. 
5.3. Exarrple 3 
This example simulates the behavior for a test case which is identical to EXAMPLE 2 
except that in the last cycle, the data parity (instead of the address parity) bit is received 
in error. 
The stimulus file for this example is shown in Figure 12. 
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STIMULUS FILE FOR EXAMPLE 2 
-- 59 LINES ~ 
GENERATE..SIGNALS: 
process 
begin 
-- THIS PROCESS CONFIGURES DRACO TO ENABLE DATA AND ADDRESS 
-- PARITIES. IT THEREAFTER UNLOCKS DATA AND WRITES FF TO THE 
-- LSB I/O PORT. SINCE ADDRESS PARITY IS FALSE IN THE 
-- LAST WRITE THE OPERATION IS UNSUCCESSFUL. 
-- POWER SIGNAL 
power < = 'O', 
'1' after 25 fs, 
'O' after 1920 fs; 
-- CHIP ENABLE SIGNAL 
ceJ <= '1', 
'O' after 50 fs, 
'1' after 1910 fs; 
ale<= '1', 'O' after 110 fs, '1' after 170 fs, 
'O' after 210 fs, '1' after 270 fs, 
'O' after 310 fs, '1' after 370 fs, 
'O' after 410 fs, '1' after 470 fs, 
'O' after 510 fs, '1' after 570 fs, 
'O' after 610 fs, '1' after 670 fs; 
a.dd_data_bus < = X "80" after 105 fs, 
X"AA" after 140 fs, 
X"7F" after 205 fs, 
X"55" after 240 fs, 
X"7F" after 305 fs, 
X"AA" after 340 fs, 
X"02" after 405 fs, 
X"06" after 440 fs, 
X"7F" after 505 fs, 
X"55" after 540 fs, 
X"OO" after 605 fs, 
X"FF" after 640 fs; 
writeJ < = '1 ', 'O' after 130 fs, '1' after 160 fs, 
'O' after 230 fs, '1' after 260 fs, 
'O' after 330 fs, '1' after 360 fs, 
'O' after 430 fs, '1' after 460 fs, 
'O' after 530 fs, '1' after 560 fs, 
'O' after 630 fs, '1' after 660 fs; 
rea.dJ < = '1'; 
-- PARITY SIGN AL 
parity<= 'O' after 505 fs, 
'1' after 540 fs, 
-- incorrect address parity correct data parity 
'O' after 605 fs, 
'1' after 640 fs; 
wait; 
end process GENERATE..SIGNALS; 
Figure 10. Stimulus File for Example 2. 
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SIMULATION RESULTS FROM EXAivfPLE 2 
SMON9 
SMON8 
SMON7 
SMON6 
SMON5 
SMON4 
SMON3 
SMON2 
SMONl 
SMON 
25 FS 
SMON3: 
SMON: 
SMON2: 
SMON: 
SMON2: 
50 FS 
SMON3: 
105 FS 
SMONl: 
110 FS 
SMON3: 
130 FS 
SMON3: 
140 FS 
SMONl: 
170 FS 
SMON3: 
205 FS 
SMONl: 
210 FS 
SMON3: 
230 FS 
SMON3: 
240 FS 
SMONl: 
260 FS 
SMON: 
270 FS 
SMON3: 
305 FS 
SMONl: 
310 FS 
SMON3: 
330 FS 
SMON3: 
340 FS 
SMONl: 
360 FS 
SMON2: 
370 FS 
SMON3: 
405 FS 
SMONl: 
410 FS 
SMON3: 
430 FS 
SMON3: 
440 FS 
SMONl: 
470 FS 
CE ACTNE /DRACO/ERROILL 
CE ACTNE /DRACO/MSB_BUF 
CE ACTNE /DRACO/LSB_BUF 
CE ACTNE /DRACO/DATA_BUS 
CE ACTNE /DRACO/MSBJO_BUS 
CE ACTNE /DRACO/LSBJO_BUS 
CE ACTNE /DRACO/CYCLE 
CE ACTNE /DRACO/EKEYJ>OS 
CE ACTNE /DRACO/ADD_DATA_BUS 
CE ACTIVE /DRACO/EKEYJWDE 
ACTIVE /DRACO/CYCLE (value = RESET) 
ACTIVE /DRACO/EKEY..MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/EKEY..MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/CYCLE (value =CHIP _ENABLED) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"so") 
ACTIVE /DRACO/CYCLE (value =ADDRESS) 
ACTIVE /DRACO/CYCLE (value = WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"AA") 
ACTIVE /DRACO/CYCLE (value =IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value =ADDRESS) 
ACTIVE /DRACO/CYCLE (value = WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"55") 
ACTIVE /DRACO/EKEY..MODE (value= ONN) 
ACTIVE /DRACO/CYCLE (value = IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value = ADDRESS) 
ACTIVE /DRACO/CYCLE (value = WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= rAA") 
ACTIVE /DRACO/EKEY..POS (value = CONFIG_UNLOCKED) 
ACTIVE /DRACO/CYCLE ~value= IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"02") 
ACTIVE /DRACO/CYCLE (value =ADDRESS) 
ACTIVE /DRACO/CYCLE (value =WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"06") 
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SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
505 FS 
SMONl: ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"7F") 
510 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
530 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
540 FS 
SMONl: ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"55") 
560 FS 
SMON2: ACTIVE /DRACO/EKEYYOS (value= DATA_UNLOCKED) 
570 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
605 FS 
SMONl: ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"OO") 
610 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
Assertion WARNING in BEHAVIOURAL: "ERROR 12" 
SMON9: ACTIVE /DRACO/ERROR_L (value = 'O') 
630 FS 
Assertion WARNING in BEHAVIOURAL: "ERROR 8" 
640 FS 
SMONl: ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"FF") 
670 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
1910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = CHIP _DISABLE) 
1920 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = POWER_OFF) 
2000 FS 
Figure 11. Tabular Results For Example 2. 
The tabular results for this simulation are shown in Figure 13. 
5.4. ~le4 
In this example both the address and data parity bits are received correctly in the last 
cycle. 
The stimulus file for this example is shown in Figure 14. 
The results are shown in Figure 15. 
Note that in this example the data does get written to the I/O bus of the DRACO 
chip correctly. 
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STIMULUS FILE FOR EXAMPLE 3 
-- 54 LINES 
GENERA. TE...SIGN ALS: 
process 
-- THIS PROCESS CONFIGURES DRACO TO ENABLE DATA AND ADDRESS 
-- PARITIES. IT THEREAFTER UNLOCKS DATA AND WRITES FF TO THE 
-- LSB I/O PORT. SINCE DATA PARITY IS FALSE IN THE 
-- LAST WRITE THE OPERATION IS UNSUCCESSFUL. 
begin 
-- THIS PROGRAMS 
-- POWER SIGNAL 
power <= 'O', 
'1' after 25 fs, 
'O' after 1920 fs; 
-- CHIP ENABLE SIGNAL 
ceJ <= '1', 
'O' after 50 fs, 
'1' after 1910 fs; 
ale <= '1', 'O' after 110 fs, '1' after 170 fs, 
'O' after 210 fs, '1' after 270 fs, 
'O' after 310 fs, '1' after 370 fs, 
'O' after 410 fs, '1' after 470 fs, 
'O' after 510 fs, '1' after 570 fs, 
'O' after 610 fs, '1' after 670 fs; 
add_data_bus <= X"BO" after 105 fs, 
X"AA" after 140 fs, 
X"7F" after 205 fs, 
X"55" after 240 fs, 
X"7F" after 305 fs, 
X "AA" after 340 fs, 
X"02" after 405 fs, 
X"06" after 440 fs, 
X"7F" after 505 fs, 
X "55" after 540 fs, 
x·oo• after 605 fs, 
X"FF" after 640 fs; 
writeJ <= '1', 'O' after 130 fs, '1' after 160 fs, 
'O' after 230 fs, '1' after 260 fs, 
'O' after 330 fs, '1' after 360 fs, 
'O' after 430 fs, '1' after 460 fs, 
'O' after 530 fs, '1' after 560 fs, 
'O' after 630 fs, '1' after 660 fs; 
readJ < = '1 '; 
-- PARITY SIGN AL 
parity <= 'O' after 505 fs, 
'1' after 540 fs, 
-- correct address parity incorrect data parity 
'1' after 605 fs, 
'O' after 640 fs; 
wait; 
end process GENERA.TE...SIGNALS; 
Figure 12. Stimulus File for Example 3. 
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SIMULATION RESULTS FROM EXAMPLE 3 
SMON9 
SMONS 
SMON7 
SMON6 
SMON5 
SMON4 
SMON3 
SMON2 
SMONl 
SMON 
25 FS 
SMON3: 
SMON: 
SMON2: 
SMON: 
SMON2: 
50 FS 
SMON3: 
105 FS 
SMONl: 
110 FS 
SMON3: 
130 FS 
SMON3: 
140 FS 
SMONl: 
170 FS 
SMON3: 
205 FS 
SMONl: 
210 FS 
SMON3: 
230 FS 
SMON3: 
240 FS 
SMONl: 
260 FS 
SMON: 
270 FS 
SMON3: 
305 FS 
SMONl: 
310 FS 
SMON3: 
330 FS 
SMON3: 
340 FS 
SMONl: 
360 FS 
SMON2: 
370 FS 
SMON3: 
405 FS 
SMONl: 
410 FS 
SMON3: 
430 FS 
SMON3: 
440 FS 
SMONl: 
470 FS 
CE ACTIVE /DRACO/ERRORJ., 
CE ACTIVE /DRACO/MSB_BUF 
CE ACTIVE /DRACO/LSB_BUF 
CE ACTIVE /DRACO/DATA_BUS 
CE ACTIVE /DRACO/MSBJO_BUS 
CE ACTIVE /DRACO/LSBJO_BUS 
CE ACTIVE /DRACO/CYCLE 
CE ACTIVE /DRACO/EKEYJ>OS 
CE ACTIVE /DRACO/ADD_DATA_BUS . 
CE ACTIVE /DRACO/EKEY..MODE 
ACTIVE /DRACO/CYCLE (value= RESET) 
ACTIVE /DRACO/EKEY..MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/EKEY..MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value =LOCKED) 
ACTIVE /DRACO/CYCLE (value= CHIP_ENABLED) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"SO") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"AA ") 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"55") 
ACTIVE /DRACO/EKEY..MODE (value= ONN) 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"AA ") 
ACTIVE /DRACO/EKEYJ>OS (value = CONFIG_UNLOCKED) 
ACTIVE /DRACO/CYCLE (value= IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"02") 
ACTIVE /DRACO/CYCLE (value= ADDRESS) 
ACTIVE /DRACO/CYCLE (value =WRITE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"06") 
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-- -- -- -- - ~ ' 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
505 FS 
SMONl: ACTIVE /DRACO/ADD..DATA_BUS (value= X"7F") 
510 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
530 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
540 FS 
SMONl: ACTIVE /DRACO/ADD..DATA_BUS (value= X"55") 
560 FS 
SMON2: ACTIVE /DRACO/EKEYJ>OS (value = DATA_UNLOCKED) 
570 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
605 FS 
SMONl: ACTIVE /DRACO/ADD..DATA_BUS (value= X"OO") 
610 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
630 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
640 FS 
SMONl: ACTIVE /DRACO/ADD..DATA_BUS (value= X"FF") 
660 FS 
Assertion WARNING in BEHAVIORAL: "ERROR 14" 
SMON9: ACTIVE /DRACO/ERRORJ, (value= 'O') 
670 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
1910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= CHIPJ)ISABLE) 
1920 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= POWER_OFF) 
2000 FS 
Figure 13. Tabular Results For Example 3. 
5.5. Example 5 
In this example DRACO is configured so as to enable data and address parities as well 
as the checksum mode. Power is switched on, the chip is enabled and configured. 
Thereafter, the data is unlocked and data is written to the I/O ports. The data gets loaded 
into the buffers since checksum is enabled. A checksum byte is written, subsequently. A 
checksum of the msb and lsb bytes stored in the buffers is internally generated and com-
pared with the checksum obtained from the host. A generated checksum which tallies with 
the checksum written by the host causes the data stored in the buffers to be transfferred to 
the I/O ports. Finally, the checksum of the low and high bytes of the data stored in the 
buffers is read from DRACO. 
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STIMULUS FILE FOR EXAMPLE 4 
-- 58 LINES 
GENERATE..SIGNALS: 
process 
begin 
-THIS PROCESS CONFIGURES DRACO TO ENABLE DATA AND ADDRESS 
- P ARlTIES. IT THEREAFTER UNLOCKS DATA AND WRlTES FF TO THE 
- LSB I/O PORT. 
- POWER SIGNAL 
power < = 'O', 
'1' after 25 fs, 
'O' after 1920 fs; 
- CHIP ENABLE SIGNAL 
ceJ <= '1', 
'O' after 50 fs, 
'1' after 1910 fs; 
ale<= '1', 'O' after 110 fs, '1' after 170 fs, 
'O' after 210 fs, '1' after 270 fs, 
'O' after 310 fs, '1' after 370 fs, 
'O' after 410 fs, '1' after 4 70 fs, 
'O' after 510 fs, '1' after 570 fs, 
'O' after 610 fs, '1' after 670 fs; 
add_data_bus <= X"BO" after 105 fs, 
X" AA" after 140 fs, 
X"7F" after 205 fs, 
X"55" after 240 fs, 
X"7F" after 305 fs, 
X"AA" after 340 fs, 
X"02" after 405 fs, 
X"06" after 440 fs, 
X"7F" after 505 fs, 
X"55" after 540 fs, 
X"OO" after 605 fs, 
X"FF" after 640 fs; 
writeJ < = '1', 'O' after 130 fs, '1' after 160 fs, 
'O' after 230 fs, '1' after 260 fs, 
'O' after 330 fs, '1' after 360 fs, 
'O' after 430 fs, '1' after 460 fs, 
'O' after 530 fs, '1' after 560 fs, 
'O' after 630 fs, '1' after 660 fs; 
readJ <= '1'; 
-- PARlTY SIGNAL 
parity < = 'O' after 505 fs, 
'1' after 540 fs, 
-- correct address parity correct data parity 
'1' after 605 fs, 
'1' after 640 fs; 
wait; 
end process GENERATE..SIGNALS; 
Figure 14. Stimulus File for Example 4. 
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SIMULATION RESULTS FROM EXAMPLE 4 
SMON9 
SMON8 
SMON7 
SMON6 
SMON5 
SMON4 
SMON3 
SMON2 
SMONl 
SMON 
25 FS 
SMON3: 
SMON: 
SMON2: 
SMON: 
SMON2: 
50 FS 
SMON3: 
105 FS 
SMONl: 
110 FS 
SMON3: 
130 FS 
SMON3: 
140 FS 
SMONl: 
170 FS 
SMON3: 
205 FS 
SMONl: 
210 FS 
SMON3: 
230 FS 
SMON3: 
240 FS 
SMONl: 
260 FS 
SMON: 
270 FS 
SMON3: 
305 FS 
SMONl: 
310 FS 
SMON3: 
330 FS 
SMON3: 
340 FS 
SMONl: 
360 FS 
SMON2: 
370 FS 
SMON3: 
405 FS 
SMONl: 
410 FS 
SMON3: 
430 FS 
SMON3: 
440 FS 
SMONl: 
470 FS 
CE ACTIVE /DRACO/ERROILL 
CE ACTIVE /DRACO/MSBJ3UF 
CE ACTIVE /DRACO/LSBJ3UF 
CE ACTIVE /DRACO/DATAJ3US 
CE ACTIVE /DRACO/MSBJO_BUS 
CE ACTIVE /DRACO/LSBJOJ3US 
CE ACTIVE /DRACO/CYCLE 
CE ACTIVE /DRACO/EKEYJ>OS 
CE ACTIVE /DRACO/ADDJ)ATA_BUS 
CE ACTIVE /DRACO/EKEY_MODE 
ACTIVE /DRACO/CYCLE (value = RESET) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ'OS (value= LOCKED) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ'OS (value= LOCKED) 
ACTIVE /DRACO/CYCLE (value= CHIP_ENABLED) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"80") 
ACTIVE /DRACO/CYCLE (value = ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"AA ") 
ACTIVE /DRACO/CYCLE (value =IDLE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value =ADDRESS) 
ACTIVE /DRACO/CYCLE (value= WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"55") 
ACTIVE /DRACO/EKEY_MODE (value= ONN) 
ACTIVE /DRACO/CYCLE (value = IDLE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"7F") 
ACTIVE /DRACO/CYCLE (value = ADDRESS) 
ACTIVE /DRACO/CYCLE (value = WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"AA ") 
ACTIVE /DRACO/EKEYJ'OS (value= CONFIG_UNLOCKED) 
ACTIVE /DRACO/CYCLE (value =IDLE) 
ACTIVE /DRACO/ADD_DATA_BUS (value= X"02") 
ACTIVE /DRACO/CYCLE (value =ADDRESS) 
ACTIVE /DRACO/CYCLE (value =WRITE) 
ACTIVE /DRACO/ADDJ)ATA_BUS (value= X"06") 
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SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
505 FS 
SMONl: ACTIVE /DRACO/ADD_DAT.A_BUS (value= X"7F") 
510 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
530 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
540 FS 
SMONl: ACTIVE /DRACO/ADD_DAT.A_BUS (value= X"55") 
560 FS 
SMON2: ACTIVE /DRACO/EKEYJ>OS (value= DATA_UNLOCKED) 
570 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
605 FS 
SMONl: ACTIVE /DRACO/ADD_DAT.A_BUS (value= X"OO") 
610 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
630 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
640 FS 
SMONl: ACTIVE /DRACO/ADD_DAT.A_BUS (value= X"FF") 
660 FS 
SMON4: ACTIVE /DRACO/LSBJO..BUS (value= X"FF") 
SMON: ACTIVE /DRACO/EKEY_MODE (value= OFF) 
670 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
1910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= CHIP_DISABLE) 
1920 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= POWER..OFF) 
2000 FS 
Figure 15. Tabular Results For Example 4. 
The stimulus file for this example is shown in Figure 16. 
The tabular results obtained as a result of simulation are shown in Figure 17. 
SIMULATION RESULTS FROM EXAMPLE 5 
SMON9 
SMON8 
SMON7 
SMON6 
SMON5 
SMON4 
SMON3 
SMON2 
SMONl 
SMON 
25 FS 
SMON3: 
SMON: 
SMON2: 
SMON: 
SMON2: 
CE ACTIVE /DRACO/ERROR..L 
CE ACTIVE /DRACO/MSB_BUF 
CE ACTIVE /DRACO/LSB..BUF 
CE ACTIVE /DRACO/DATA_BUS 
CE ACTIVE /DRACO/MSBJO_BUS 
CE ACTIVE /DRACO/LSBJO_BUS 
CE ACTIVE /DRACO/CYCLE 
CE ACTIVE /DRACO/EKEYJ>OS 
CE ACTIVE /DRACO/ADD_DATA_BUS 
CE ACTIVE /DRACO/EKEY_MODE 
ACTIVE /DRACO/CYCLE (value= RESET) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
ACTIVE /DRACO/EKEY_MODE (value= OFF) 
ACTIVE /DRACO/EKEYJ>OS (value= LOCKED) 
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STIMULUS FILE FOR EXAMPLE 5 
-- 85 LINES 
GENERA TE...SIGN ALS: 
process 
begin 
-- This example configures DRACO to enable data. parity 
-- address parity and checksum. The key is in unlock config 
-- positions while configuring. Thereafter the data is 
-- unlocked and data is written to the lsb and msb I/O 
-- ports. Subsequently, checksum is written to and read from 
-- DRACO. A successful write of checksum writes data onto 
-- the I/O ports. 
-- POWER SIGNAL 
power<= 'O', 
'1' after 25 fs, 
'O' after 1920 fs; 
-- CHIP ENABLE SIGNAL 
ceJ <= '1', 
'O' after 50 fs, 
'1' after 1910 fs; 
ale<= '1', 'O' after 110 fs, '1' after 170 fs, 
'O' after 210 fs, '1' after 270 fs, 
'O' after 310 fs, '1' after 370 fs, 
'O' after 410 fs, '1' after 470 fs, 
'O' after 510 fs, '1' after 570 fs, 
'O' after 610 fs, '1' after 670 fs, 
'O' after 710 fs, '1' after 770 fs, 
'O' after 810 fs, '1' after 870 fs, 
'O' after 910 fs, '1' after 970 fs; 
add_data_bus <= X"80" after 105 fs, 
X"AA" after 140 fs, 
X "7F" after 205 fs, 
X "55" after 240 fs, 
X "7F • after 305 fs, 
X "AA" after 340 fs, 
X "02" after 405 fs, 
X "07" after 440 fs, 
-- unlock data 
X "7F" after 505 fs, 
X "55" after 540 fs, 
-- write into the lsb buf 
X "00" after 605 fs, 
X "08" after 640 fs, 
-- write into the msb_buf 
X "01" after 705 fs, 
X "04" after 7 40 fs, 
-- write inverted checksum 
X "OE" after 805 fs, 
X"F3" after 840 fs, 
-- read checksum 
X "OE" after 905 fs; 
writeJ < = '1 ', 'O' after 130 fs, 'l' after 160 fs, 
'O' after 230 fs, '1' after 260 fs, 
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'O' after 330 fs, '1' after 360 fs, 
'O' after 430 fs, '1' after 460 fs, 
'O' after 530 fs, ,.1, after 560 fs, 
'O' after 630 fs, '1' after 660 fs, 
'O' after 730 fs, '1' after 760 fs, 
'O' after 830 fs, '1' after 860 fs; 
readJ < = '1 ', 
'O' after 930 fs; 
-- PARITY SIGNAL 
parity < = 'O' after 505 fs, 
wait; 
'1' after 540 fs, 
'1' after 605 fs, 
'O' after 640 fs, 
'O' after 705 fs, 
'O' after 7 40 fs, 
.'O' after 805 fs, 
'1' after 840 fs, 
'O' after 905 fs; 
end process GENERATE.JHGNALS; 
Figure 16. Stimulus File for Example 5. 
50 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= CHIP_ENABLED) 
105 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJJUS (value= X"80j 
110 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
130 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
140 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJJUS (value= X"AA ") 
170 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
205 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJJUS {value= X"7F") 
210 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
230 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
240 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJJUS (value= X"55") 
260 FS 
SMON: ACTIVE /DRACO/EKEYJWDE (value= ONN) 
270 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
305 FS 
SMONl: ACTIVE /DRACO/ADD_DATA_BUS {value= X"7Fj 
310 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
330 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
340 FS 
SMONl: ACTIVE /DRACO/ADDJ)ATA_BUS {value= X"AA") 
360 FS 
SMON2: ACTIVE /DRACO/EKEYJ'OS {value= CONFIG_UNLOCKED) 
370 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
405 FS 
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SMONl: ACTIVE /DRACO/ADD_DATA...BUS (value= X"02") 
410 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
430 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
440 FS 
SMONl: ACTIVE /DRACO/ADD_DATA_I3US (value= X"07") 
470 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
505 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJ3US (value= X"7F") 
510 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
530 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
540 FS 
SMONl: ACTIVE /DRACO/ADD_DATA...BUS (value= X"55") 
560 FS 
SMON2: ACTIVE /DRACO/EKEYJ>OS (value= DATA_UNLOCKED) 
570 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
605 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJ3US (value= X"oo") 
610 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
630 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
640 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJ3US (value= X"08") 
660 FS 
SMON7: ACTIVE /DRACO/LSB_I3UF (value= X"08") 
SMON: ACTIVE /DRACO/EKEY_MODE (value= OFF) 
670 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
705 FS 
SMONl: ACTIVE /DRACO/ADD_DATA...BUS (value= X"Ol") 
710 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
730 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
740 FS 
SMONl: ACTIVE /DRACO/ADD_DATA_I3US (value= X"04") 
760 FS 
SMON8: ACTIVE /DRACO/MSB_I3UF (value= X"04") 
SMON: ACTIVE /DRACO/EKEY_MODE (value= OFF) 
770 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
805 FS 
SMONl: ACTIVE /DRACO/ADD_DATA_I3US (value= X"OE") 
810 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= ADDRESS) 
830 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= WRITE) 
840 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJ3US (value= X"F3") 
860 FS 
SMON5: ACTIVE /DRACO/MSBJOJ3US (value= X"04") 
SMON4: ACTIVE /DRACO/LSBJOJ3US (value= X"08") 
SMON: ACTIVE /DRACO/EKEY_MODE (value= OFF) 
870 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= IDLE) 
905 FS 
SMONl: ACTIVE /DRACO/ADD_DATAJ3US (value= X"OE") 
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910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = ADDRESS) 
930 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = READ) 
950 FS 
SMON6: ACTNE /DRACO/DAT.A_BUS (value= X"F3") 
970 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = IDLE) 
1910 FS 
SMON3: ACTIVE /DRACO/CYCLE (value = CHIP _DISABLE) 
1920 FS 
SMON3: ACTIVE /DRACO/CYCLE (value= POWER._OFF) 
2000 FS 
Figure 17. Tabu1a.r Results For Example 5. 
6. Acknowledgements 
Bob Larsen provided useful input and comments on an earlier draft of this paper. 
Sanjiv Narayan and Frank Vahid helped to refine an initial behavioral model of DRACO, 
and also suggested some stylistic improvements to the VHDL code used to model the 
DRACO chip. Dan Gajski and Bob Larsen acted as catalysts in this industry-university 
effort. The authors would like to thank all of these people. 
7. Sunnmry 
This report described the behavioral model of a commercial chip design named 
DRACO from Rockwell International, which was initially documented with only a data 
sheet and associated logic schematics. The behavioral model was developed using 
:flowcharts and pseudo-code. A set of five typical operational test cases was also developed. 
Subsequently, these :flowcharts and test scenarios were described using behavioral VHDL 
and associated stimulus files. The VHDL code was tested on two commercial simulators 
(Vantage and Zycad) to verify the correctness of the behavior with respect to the opera-
tional test cases. The behavioral :flowcharts, VHDL behavioral code, the stimulus files and 
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results of the simulation runs are aJl included in this report. 
Future work will attempt to use this DRACO behavioral description as input to a suite 
of behavioral, logic and layout synthesis tools at U.C. Irvine. 
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1. Overview 
This document defines the operation, performance characteristics 
and quality assurance requirements for the 1781 discrete I/O 
backplane custom integrated circuit (941425-61). The ASIC's 
codename is DRACO and will be referenced as so throughout this 
document. 
In a general sense, DRACO is a general purpose peripheral 
interface device. The function of DRACO is to interface 16 I/O 
ports to a microprocessor's 8-bit multiplexed address/data bus and 
control signals. DRACO has several optional features that assists 
data integrity in the presence of EMI. DRACO contains a hardware 
key that must be unlocked by the user prior to operation which 
adds a level of security to its applications. The versatility of 
the interface will allow future 1781 adapters to interface to 
DRACO. 
In particular, DRACO will interface de facto standard single and 
quad point discrete I/O modules (1781-xx5S and 1781-xx5Q) to 
1781-Jxx remote discrete I/O adapters. Initially DRACO will be 
used with the 1781-JAD remote adapter, however, due to the generic 
bus interface, DRACO will accommodate future 1781 discrete I/O 
adapters. 
Features of DRACO: 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
16 bidirectional I/O ports with read/write byte integrity 
(16mA sink capacity) 
A checksum generator/comparator for output data. 
Odd parity generator/comparator for read and write addresses. 
Odd parity generator/comparator for write data. 
Odd parity generator for read data. 
Individual selection of parity error checking on address only 
or data only or both. Facilitates data parity generation in 
firmware. 
Checksum or Immediate modes for writing to output modules. 
Latched error output to indicate invalid address or parity or 
checksum error (reset by user). 
I/O direction register to set I/O ports as bidirectional or 
input-only. 
Electronic key for security and to prevent inadvertent writes 
to configuration and direction registers. 
Status register to read electronic key'· error, and 
write_acknowledge status. 
Standard 8051 8-bit bus interface with optional parity. 
---------------------------------------------------145 
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2) DATA PARITY ENABLE (Default: Disabled) 
With the data parity option enabled, data for any write cycle 
to DRACO must generate valid parity within DRACO in order to 
execute the write cycle. Once enabled, receiving data that 
generates invalid parity within DRACO will latch the ERROR L 
pin low and inhibit the instruction. 
3) CHECKSUM ENABLE for output data (Default: Disabled) 
With the checksum option enabled, output data transfers to 
DRACO must include a checksum byte that equals the inverted 
sum of the OUTPUT[l5:8] and OUTPUT[7:0] data. The three byte 
data transfer (output byte 1, output byte 2, checksum) adds 
an additional level of data integrity to the output data that 
is received by DRACO. When the user-supplied checksum equals 
the DRACO generated checksum, DRACO will transfer the output 
data to the output modules. Receiving or generating an 
invalid checksum at DRACO will latch the ERROR_L pin low and 
inhibit the outputs from being updated. 
4) I/O PORTS; bidirectional or input only (Default: Bidirectional) 
DRACO's 16 I/O ports can be individually configured as 
bidirectional or read-only. A user may desire to configure a 
port to be read-only to prevent an inadvertent write and 
consequently latching the state of an input module. 
4. Functional Blocks 
Refer to Figure 1 at the end of this document for a block diagram of 
DRACO. 
DRACO is partitioned into three functional blocks: address decoding, 
checksum/parity/error, and I/O interface. 
4.1 Address .Decoding Block 
This block includes latching the address byte and its associated 
parity bit, generating and comparing parity on the address, decoding 
the address to generate control signals, and implementing the 
electronic key. 
The address byte and its associated parity bit is latched from the 
multiplexed addr/data bus with Address Latch Enable signal (ALE). 
Control signals are generated by decoding the address locations along 
with chip enable, read, and write signals, parity status, and the 
electronic key positions. The control signals generated in this block 
are used to read from or write to internal locations. 
All address decoded control signals are logically ANDED with 
CHIP ENABLE L and READ L or WRITE L and thus gated by either the 
READ=L or WRITE_L signals. If the address parity is enabled and a 
parity error develops on the address of a r~ad or write instruction, 
the address decoder is disabled and the instruction is inhibited to 
prevent erroneous operation. At power-up the address latch will be 
set to a default of FFH, an invalid address. 
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4.1.1 Invalid Address/ Address Parity Error Indication 
Attempting to read from an invalid address will provide two 
indications; the ERROR L pin will be latched low and an invalid parity 
bit will be provided o~ the PARITY pin while the incorrect data is 
being read from the data bus. A parity error on the received address 
for a read instruction will provide the same results as an invalid 
address only if address parity checking is enabled. 
NOTE: All that is required for DRACO to output data on its AD7-0 bus 
is a true READ_L AND CE_L signal. When reading an invalid address or a 
valid address with a parity error, DRACO will output its internal data 
bus. The value of the data is indeterminate and should not be assumed 
to be FFH. 
Attempting to write to an invalid address will latch the ERROR_L pin 
low. A parity error on the received address for a write instruction 
will provide the same results as an invalid address only if address 
parity checking is enabled. In addition to writing to an invalid 
address or receiving an address with a parity error, writing to a 
"locked" valid address will latch the ERROR L pin low and deem that 
operation as invalid. 
4.1.2 Electronic Key 
The function of the electronic key is twofold; to prevent unauthorized 
applications of DRACO and to ensure the integrity of the configuration 
and direction registers in the presence of EMI. The key may be in the 
on or off MODE and in a locked or unlocked POSITION. The position of 
the key affects address decoding within DRACO and the mode of the key 
allows the key's position to be changed. i.e. A position may be 
unlocked only if the key is first ON. 
Following a reset of DRACO, the electronic key is off and in the 
locked position. DRACO functions as a read-only device in the locked 
position. The key must be unlocked to write any data to DRACO. There 
are two unlocked positions; unlock data and unlock configuration. 
These two unlocked positions are complements of one another; both 
cannot be unlocked simultaneously. The internal locations affected by 
the key in the two unlocked positions are summarized below. 
CONFIGURATION LOCATIONS 
Configuration register (02H) 
Low byte I/O direction register (03H) 
High byte I/O direction register (04H) 
DATA LOCATIONS 
Low byte output data (OOH) 
High byte output data (OlH) 
Inverted checksum (OEH) 
The sequence of "key" events that a user would implement following a 
reset of DRACO are summarized below: 
l) Turn the key to the ON position 
2) Unlock Configuration locations and configure DRACO for optional 
address and/or data parity, checksum enable, and I/O direction 
selections. (Data locations within DRACO are locked at this time) 
3) Unlock Data locations (Configuration locations become locked) 
4) Turn key OFF 
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DRACO is now configured with the configuration locations locked and 
data locations unlocked to commence normal operations. 
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4.1.2.l On/Off - Unlock/Lock Encoding 
The key is activated by writing proper address/data combinations to 
locations within DRACO 
To Turn the key ON : (proper sequence is required) 
l) Write data value AAH to address 80H 
2) Write data value SSH to address 7FH 
Once ON, either of the two unlock positions may be chosen. 
To unlock Configuration Locations (Locks Data Locations): 
l) Write data value AAH to address 7FH 
To unlock Data Locations (Locks Configuration Locations): 
1) Write data value SSH to address 7FH 
To Turn the key OFF: 
Write any data value not equal to AAH to address 80H OR 
Write to either High Byte, Low Byte, or Ch~cksurn address 
locations. (This features assures that the electronic key is 
periodically set to the off mode during normal operation) OR 
Invoke DRACO's reset pin. 
4.2 Checksum/ Parity/ Error Block 
This block consists of the following: an 8-bit full adder to generate 
an inverted checksum, a checksum comparator to compare internally 
generated checksum with the received checksum, an odd parity generator 
and comparator for incoming data, an odd parity generator for outgoing 
data, an error register to indicate address parity, data parity, or 
checksum errors, and a configuration register to select parity and 
checksum error-checking options. 
4.2.1 Configuration Register/ Status Register 
A configuration / status register is included in this block to write 
and read the error-checking enabling options, and to read-only the 
error, write acknowledge, and electronic key status. Locations that 
can be writtten to are referred to as CONFIG.x and readable locations 
as STATUS.x. Following a reset of DRACO, all bits of this register is 
zero. 
The three configuration locations can be summarized as follows: 
CONFIG.2 
CONFIG.l 
CONFIG.O 
SP 131·H-30, REV. 4189 
Selects odd parity error checking on all addresses 
written to DRACO for read or write instructions. 
Selects odd parity error checking on data that is written 
to DRACO. 
Selects inverted checksum error checking on output data. 
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The status locations can be sununarized as follows: 
STATUS.7 
STATUS.6 
STATUS.5 
STATUS.4 
Status of electronic key's configuration locations. 
Status of electronic key's data locations. 
Status of electronic key· ·s mode. 
Status of a successful write cycle to output modules. 
This bit is set whenever output data is written to the 
I/O ports. This bit is cleared at the beginning of any 
write instruction to DRACO. 
STATUS.3 Error status on address, data and checksum. See Section 
4.2.4 for a detailed explanation. This bit must be 
cleared by the user or by a reset cycle. 
STATUS.2 Address parity enable status. 
STATUS.l Data parity enable status 
STATUS.O Checksum enable status 
The bit designation for the configuration/status register is as 
follows: 
Bit # 
Bit # 
7 
Ekey Config 
l=Unl,O=Lock 
Read-only 
3 
Error Status 
l=error 
Read-only 
6 
Ekey Data 
l=Unl,O=Lock 
Read-only 
2 
Adr Par En 
l=enable 
Read/Write 
4.2.2 Checksum Generator/ Comparator 
5 
Key Enable 
l=on,O=off 
Read-only 
1 
Data Par En 
l=enable 
Read/Write 
4 
Write Ack-
l=Ack O=Nak 
Read-only 
0 
Checksum En 
l=enable 
Read/Write 
When the user is writing output data to the I/O ports and the checksum 
enable bit is set (CONFIG.O=l), the checksum generator/comparator 
provides additional integrity to the output data written to the output 
modules. Data integrity is enhanced by requiring the user to write a 
checksum byte in addition to the two output data bytes before output 
modules are updated. 
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DRACO's checksum generator is a full adder and provides an inverted 
sum of the two bytes of output data that are stored in buffers. This 
inverted sum of the two output bytes is readable independent of the 
checksum enable bit. The checksum comparator compares the internally 
generated inverted sum to a checksum that is written to DRACO by the 
host microcontroller. If the checksums are equal, an internal control 
signal will transfer the buffered output data to the output ports. If 
the checksums do not compare, the ERROR_L line is latched low. The 
checksum comparator is only functional when the checksum enable bit is 
set in the configuration register. 
4.2.3 Data Parity Generator/ Comparator 
An odd parity bit is generated on all data bytes received during a 
write cycle. If data parity error checking option is enabled 
(CONFIG.l=l), the DRACO generated parity bit will be compared with the 
user-supplied parity bit received on the PARITY pin. If a parity 
error is detected on any received data, the associated write 
instruction will be disabled and the ERROR_L signal will be latched 
low. 
During all read cycles, DRACO's PARITY pin will provide an odd parity 
on all read data regardless of the state of CONFIG.l bit. DRACO will 
also generate an invalid (inverted) parity bit, regardless of the 
state of CONFIG.l bit, when an attempt is made to read from an invalid 
address within DRACO. 
4.2.4 Error Register 
The output pin ERROR L will be latched low and bit 3 of the 
status register (STATUS.3) will be set if any of the following 
errors occur: 
Parity error on any read address (CONFIG.2=1). 
Parity error on any write address (CONFIG.2=1). 
Parity error on any write data (CONFIG.l=l). 
Write or read from an invalid address (CONFIG.x=X). 
Write to an address that is locked by the electronic key. 
Invalid checksum write when checksum mode is enabled. 
Write to the checksum address (OEH) when checksum mode is. 
disabled. 
With any one of the above errors, the error producing instruction 
will not be executed. In order to clear the latched ERROR L 
signal, the user must write to DRACO's address location OFH 
(Error Reset). The value of the data for this write is 
irrelevant. 
NOTE: The next instruction to DRACO following the error producing 
instruction will be executed without clearirig the previous error. 
The ERROR_L signal only provides an external error indication for 
the user. Consecutive instructions to DRACO are not dependent of 
the state of ERROR L. 
SP 131-H-30, REV. 4189 
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L'f.3 1./U J::HOCK 
The I/0 interface consists of 16 bidirectional ports, 16 output 
D_flip flops with their clock inputs serially connected through a 
delay element, two 8-bit transparent latches to buffer output 
data, two multiplexers to provide two modes of output updates 
(checksum and inunediate), and a 16-bit I/O direction register. 
Each I/O port can sink 16mA to drive an output module. Each I/O 
port can also read an input or output module with TTL levels. 
4.3.1 Updating Outputs 
With the checksum enable bit reset (CONFIG.O =O) DRACO's checksum 
error-checking feature is disabled and updating output ports 
merely consists of writing a high or low output byte without the 
user generating a checksum byte. DRACO implements byte integrity 
in updating outputs with this option selected. 
With the checksum enable bit set (CONFIG.O= l), output data is 
first buffered in transparent latches until a checksum byte 
validates the integrity of the high and low byte address/data 
transfer. The output of the high and low byte latch is provided 
to DRACO's internal full adder to generate a checksum. The 
sequence of writing the high and low byte prior to writing the 
checksum byte is irrelevant. When a valid checksum is written to 
DRACO, a Checksum_OK signal will be directed through the 
multiplexers transferring the buffered output data to the output 
modules. DRACO implements word integrity in updating outputs with 
the checksum option selected. 
NOTE: The checksum referred to in all cases in this document is 
the inverted sum of the two output bytes. 
When the buffered output data is transferred to the output 
drivers, the 16 outputs will not be enabled simultaneously. They 
will be asynchronously staggered one output at a time. This 
staggering turn-on of outputs will prevent undesirable effects 
(ground bounce) within the internal circuitry of DRACO. 
The address and data parity error-checking features (CONFIG.l & 
CONFIG.2) as previously described in this document operate 
independently on the address and data with either the checksum or 
immediate options. 
4.3.2 I/O Direction Register 
The user has the option to load a 16-bit direction register 
within DRACO to configure a port as read-only or bidirectional. 
At power-up all bits in the register will be set to "O" which 
allows the state of the data bit to enable the output driver 
(bidirectional). A "l" in the direction register will disable 
the tristate output driver for that corresponding port providing 
read-only operations from that module. The electronic key must 
be in the "unlock configuration" position in order to write to 
this register. 
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The bus interface includes B bidirectional ADDRESS/DATA pins and 
l bidirectional PARITY pin, 5 control TTL Schmitt inputs: READ_L, 
WRITE_L, RESET_L, CHIP_ENABLE_L, and ALE, and l output: ERROR_L. 
All inputs respond to TTL levels. All bus interface drivers are 
4mA. 
5.1.l Embedded Addresses 
The following address listing refers to the memory locations 
within DRACO. 
Addr Location 
SOH Electronic Key 
(1st Key & 
Key-Off Address) 
7FH Electronic Key 
(2nd Key Address 
& Data/Config 
Unlock Address) 
OFH Error Reset 
SP 131-H-30, REV. 4189 
Actions Invoked 
Write - Write AAH data to turn KEY ON 
Read 
- Write < >AAH data to turn KEY OFF 
Unaffected by Ekey. 
- Not available. Reading from BOH is 
considered an invalid address and will 
latch ERROR_L pin low. 
Write - Write SSH data to turn KEY ON 
Read 
- Write AAH to unlock Configuration 
- Write SSH to unlock Data 
Unaffected by Ekey. 
- Not available. Reading from 07F is 
considered an invalid address and will 
latch ERROR_L pin low. 
Write - A write to this location will clear 
the latched interrupt. (data value is 
irrelevant) . 
Read 
Unaffected by Ekey. 
- Not available. Reading from OFH is 
considered an invalid address and will 
latch ERROR L pin low. 
t 89-691-1 
ROCKWELL INTERNATIONAL 
PROPRIETARY INFORMATION 
OEH Inverted 
Checksum Byte 
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Write - Compares host generated inverted 
checksum to internal inverted checksum 
and if egual, I015-0 is updated with 
buffered data. CONFIG.l must be set to 
activate this location. Unequal values 
will latch ERROR L pin low. If 
CONFIG.l = 0 and-a write takes place 
to OEH, the ERROR_L pin will also 
latch low. 
Read 
Ekey must be in the "Unlock Data" 
position for a valid write. 
Read the inverted sum of high and low 
bytes of output buffers. 
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1015-8 
03H LB Direction 
I07-0 
02H Configuration 
Register 
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Write - Configures I/O ports 15-8 as either 
bidirectional(default) or input only 
Ekey must be in the "Unlock 
Configuration" position for a valid 
write. 
Read - Read HB. I/O direction register 
Write - Configures I/O ports 7-0 as either 
bidirectional(default) or input only 
Ekey must be in the "Unlock 
Configuration" position for a valid 
write. 
Read - Read LB I/O direction register 
Write - Write to Configuration register to 
select checksum and parity options. 
Ekey must be in the "Unlock 
Configuration" position for a valid 
write. 
Read - Read Status register 
OlH High Byte I015-8 Write - Writes data to high byte buffer only 
if CONFIG.l=l. (checksum enabled) 
OOH Low Byte.I07-0 
SP 131·H·30, REV. 4189 
Read 
- Writes data to I/O Ports 15-8 
immediately if CONFIG.1=0 (checksum 
disabled) 
Ekey must be in the "Unlock Data" 
position for a valid write. 
- Read 1015-8 
Write - Writes data to low byte buffer only 
(CONFlG.l=l) 
Read 
- Writes data to 1/0 Ports 7-0 
(CONFlG.l=O) 
Ekey must be in the "Unlock Data" 
position for a valid write. 
- Read 107-0 
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NOTE: An attempt to read/write from/to an unused address location 
will latch ERROR L pin low regardless of any CONFIG.x setting. 
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5.2 I/0 Module Interface 
The circuit of an I/O module interfacing to DRACO is shown below. 
5.2.l Input Module Interface 
The interface to an input module is an open collector transistor 
with a pull-up resistor. The Vee range is 4.75 to 5.25VDC. 
- ---
-<] - l ---. INPUT Mol:>ULE 
As:r.(_ 
J._ I 0 PJ /I) 
L __ 
-----' 
5.2.2 Output Module Interface 
The interface to an output module is an opto-coupler in series 
with a LED and resistor. The 3.2K resistor is used for input 
modules but does add a l.7mA current requirement to the output 
pad. A 16mA pulldown output driver will be used. The Vee range 
is 4.75 to 5.25 VDC. Vc.c_- - - - -
QUTPU7 
MODULE 
l.FD.T., -r.-· ~ ·1.:. r.( 
-fV ( '" ~ ' 1~ . t::. 
I_ ----
-1 
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Pin Description 
INPUT PINS (All inputs require TTL levels unless otherwise specified) 
RESET L (3) This input is used to initialize all internal registers 
and latches. It should be held low after power is 
applied to ensure the internal circuitry is initialized 
for proper operation. This is a schmitt trigger input. 
ALE (39) This input latches the state of AD[7:0] and PARITY to 
internally latches. The address is latched on a high-
to-low transition. This is a schmitt trigger input. 
READ L (2) A low on this input causes internal read data to be 
placed on AD[7:0] and PARITY pins. CE L must be low 
simultaneously. This is a schmitt trigger input. 
WRITE L (38) A low-to-high transition on this input causes external 
data on the AD[7:0] and PARITY pins to be written into 
DRACO. CE_L must be low simultaneously. This is a 
schrnitt trigger input. 
CE L 
t (36) This is a Chip Enable input. This pin must be low ~o 
execute a read or write cycle. This is a schmitt 
trigger input. 
OUTPUT PINS 
ERROR L (37) This active-low output will be invoked whenever an 
error occurs in the data transmission between DRACO and 
the host microprocesser. This output will latch low 
and must be reset by the user. This output is a low 
current open-drain output. 
BIDIRECTIONAL PINS 
PARITY ( 4) 
AD[7-0] 
(35,5,34,6, 
33,7,32,8) 
IO[l5-0] 
(19,22,18,23, 
17,24,16,25, 
15,26,14,27, 
13,28,12,29) 
SP 131·H·30, REV. 4189 
This pin receives or generates an odd parity bit for 
the AD[7:0] bus. It is an active-high and active-low 
output pin when CE L and READ L are low, otherwise is 
functions as an input. 
These pins make up the 8-bit address/data bus. They 
are active-high and active-low ouput pins when CE L and 
READ L are low. Otherwise, they function as inputs. 
These pins are high current active-low outputs that 
sink current from output modules connected to DRACO. 
These pins are always bidirectional and are not 
activated by READ_L or WRITE_L or CE_L pins. These 
pins have open-drain outputs. 
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Power Pins 
VDD (1,9) These are the +5 Volt supply pins. Both must 
connected. 
VSS (10,11,20, These are the ground pins. All must be connected. 
21,30,31,40) 
SP 131-H-30, REV. 4189 
__ j ______ -- 89-691-1 61 






. 
I, 
' 
" f 
>-
'j 
NUMBER __ 1_1_49_5 __ REV. NC 
ROCKWELL INTERNATIONAL 
PROPRIETARY INFORMATION 
PAGE ___ 2_7 _____ _ 
FSCM NO. 34576 
, .. 
"'' ·-
'- READCYa.E 
• Min Max Units TALRL ALE low to Rcad_L low 200 300 DS 
TAVLL Addrcss[7:0] valid to ALE low 8 ns 
Tm.LL CE_L low to ALE low -4 ns 
1EUUI CE_L low to Read_L high 571 ns 
'IELRL CE_L low to Read_L low i71 ns 
11LAX Address[7:0] valid after ALE low 41 DS 
.mHDX Data [7 :0] valid after Read_L high 0 ns 
'IRHLH ALE high after Read_L high 43 ns 
TRLDV Read_L low to Data[7:0] valid 227 ns 
TPVRH Parity Out valid to Read_L high 28 ns 
'l1UIPX Parity Out valid after Read_L high 0 ns 
TPVLL Parity In valid to ALE low 4 ns 
11..I.PX Parity In valid after ALE low 45 ns 
f WRlffi CYCI.E 
Min Max Units 
TALWL ALE low to Writc_L low 200 300 ns 
TAVIL Address[7:0] valid to ALE low 8 ns 
TElJ.1. CE_L low to ALE low -4 ns 
TELWH CE._L low to Write_L high 571 ns 
'JE..WC CB_L low to Writc_L low 171 ns 
'Ill.AX Addrcss[7:0] valid after ALE low 41 ns 
1WHDX Data [7:0] valid after Write_L high 26 ns 
1WHLH ALB high after Write_L high 43 123 ns 
TDVWH Data[7:0] valid to Write_L high 403 DS 
TPVLL Parity In valid to ALE low 4 ns 
TPVWH Parity In valid to Write_L high 399 ns 
TLLPX Parity In valid after ALE low 4S ns 
1WHPX _Parity In valid after Writc_L high 31 ns 
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5.4.4 Miscellaneous Timing Values 
Min 
RESET L pulse width (80C51 requirements) 2 
I/O_lS to I/O_O Enable (staggered turn-on) 
6. General Specifications 
6.1 Packaging 
The package will be a 40-pin plastic DIP. 
6.2 Electrical Specifications 
6.2.l Absolute Maximum Specifications 
Max 
500 
Units 
usec 
nsec 
Supply Voltage (Vdd) ...................... -0.6 to +7.0 VDC (1) 
Input Voltage ................. (Vss-0.6) to (Vdd +0.6) VDC 
Output current (with no latch-up) ................... 100 mA 
Static Protection ................................... 2000 V ( 2) 
Operating free-air temperature range ............. 0 to 850C 
Storage temperature range ................... -650 to 150 OC 
All voltages measured with respect to device Vss pin 
(l) Input voltage may be as low as -l.2V for not more than 30ns 
(2) Peak voltage of the standard ESD pulse waveform. 
6.2.2 Recorrunended Operating Conditions 
Min Max UNIT 
Vdd Supply voltage 4.5 5.5 v 
Ta Operating free-air temperature 0 85 c 
Iol(h) Low-level output current 16 mA 
Ioh(h) High-level output current TBD mA 
Iol(l) Low-level output current 4 mA 
Ioh(l) High-level output current TBD mA 
Vih High-level input voltage (TTL compatible) 2.0 v 
Vil Low-level input voltage (TTL compatible) 0.8 v 
Vih(S) High-level input voltage (Schmitt) 2.4 v 
Vil(S) Low-level input voltage (Schmitt) TBD v 
Voh High-level output voltage (at Ioh=rnax) 2.4 v 
Vol Low-level output voltage (at Iol=max) 0.4 v 
Remaining specifications will be included as they become available 
from the manufacturer. 
Capacitive Loading 
Cio_ports 
Cdata bus (18-inch 50-cond ribbon cable) 
SP 131-H·30, REV. 4189 
75 pfd 
100 pfd 
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FIGURE 1 - DRACO BLOCK DIAGRAM 
FIGURE 1 - DRACO .BLOCK DIAGRAM I 
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status_con_reg(O) <= 'O'; 
- disable data parity 
status_con_reg(l) <- 1 0 1 ; 
- disable address parity 
status_con_reg(2) <= '0'; 
- e=r reset state 
status_con_reg(3) <= '0'; 
- write acknowledge 
status_con_reg(4)<= '0'; 
- ekey is off 
ekey_node <= off; 
status_con_reg(S) <- '0'; 
- ekey llK>de is locked 
ekey_pos <- locked; 
status_con_reg( 6) <= 1 O1 ; 
status_con_reg(7) <= '0'; 
- ports are configured as bidirectional 
msb_con_reg <- X"OO"; 
lsb_con_reg <- X"OO"; 
wait on a; 
status_con_reg <= null; 
ekey_llK>de <= null; 
ekey_pos <= null; 
lsb_con_reg <= null; 
msb_con_reg <= null; 
end process; 
end block RESET_CYCLE; 
READ CYCLE: 
block 
signal a: boolean := true; 
begin 
process 
variable count : integer; 
variable checksum: bit_vector (7 downto 0); 
begin 
wait until (cycle = read and not cycle' stable) ; 
a <= not a; 
if (add_latch=X"BO" or add_latch=X"7F" or add_latch=X"OF" 
then e=r_l <- '0'; 
status_con_reg(3) <= 'l'; 
assert false 
report "ERROR 22" 
severity warning; 
elsif (add_latch = X"OE") then 
- generate the sum 
checksum :- "+"(lsb_buf,msb_buf); 
invert the generated sum 
checksum := ones_canp(checksum); 
data_bus <= checksum after 20 fs; 
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else 
if (status_con_reg(l)='l') then 
out_parity <- odd_parity_fct(checksum) after 20 fs; 
end if; 
case add latch is 
when x"04" => 
for I in 0 to 7 loop 
data_bus(I) <- msb_buf(I+B) after 20 fs; 
end loop; 
if (status_con_reg(l) = 'l') then 
out_parity <- odd_parity_fct(rnsb_buf) after 20 fs; 
end if; 
when X"03" -> 
data bus <= lsb buf after 20 fs; 
if (status_con_ieg(l) = 'l') then 
out_parity <= odd_parity_fct(lsb_buf) after 20 fs; 
end if; 
when X"02" => 
for I in 0 to 7 loop 
data_bus(I) <= status_con_reg(I) after 20 fs; 
end loop; 
if(status_con_reg(l) = 'l') then 
out_parity <- odd_parity_2(status_con_reg) after 20 fs; 
end if; 
when X"Ol" -> 
for I in 0 to 7 loop 
data_bus (I) <- msb_io_bus(I+B) after 20 fs; 
end loop; 
if (status_con_reg(l) - 'l') then 
out_parity<- odd_parity_fct(msb_io_bus) after 20 fs; 
end if; 
when X"OO" -> 
data bus <- lab io bus after 20 fs; 
if (status_con_ieg(l> - 'l') then 
out_parlty<- odd_parity_fct(lsb_io_bus) after 20 fs; 
end if; 
when others -> 
count :- 0 
end case; 
end if; 
wait on a; 
status_con_reg(3)<- null; 
end process; 
end block READ_CYCLE; 
end; 
configuration behavioural_con of draco is 
for behavioural 
end for; 
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end behavioural_con; 
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package res_funcs is 
type bit_res is array (Natural Range <>) of bit; 
type state is(write, read, address,reset,idle,chip_disable,power_off,chip_enable 
type state_res is array (natural range <>) of state; 
type switch is (off,onn); 
type switch_res is array (natural range <>) of switch; 
type bool_res is array (natural range <>) of boolean; 
type pos is (data_unlocked, config_unlocked, locked); 
type pos_res is array (natural range <>) of pos; 
function Bit_res_fun (input : bit_res) return bit; 
function state_res_fun (input: state_res ) return state; 
function switch_res_fun(input: switch_res) return switch; 
function bool_res_fun (input : bool_res) return boolean; 
function pos_res_fun (input : pos_res) return pos; 
subtype bitres is bit_res_fun bit ; 
subtype stateres is state_res_fun state ; 
subtype switchres is switch_res_fun switch 
subtype boolres is bool_res_fun boolean; 
subtype posres is pos_res_fun pos; 
type bit_res_reg is a=ay (integer range <>) of bitres; 
end res_funcs; 
package body res_funcs is 
function state_res_fun (input: state_res ) return state is 
variable a: boolean := false; 
begin 
a:= false; 
loop3: 
for I in Input'range loop 
if (input(!)= power_off) then 
return Input(!); 
a:=true; 
end if; 
end loop loop3; 
if (a=false) then 
return Input(O); 
end if; 
end state_res_fun; 
function Bit_res_fun (input 
begin 
return input(O); 
end bit_res_fun; 
bit_res) return bit is 
function switch_res_fun (input: switch_res) return switch is 
begin 
return input(O); 
end switch_res_fun; 
function bool_res_fun (input bool_res) return boolean is 
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vl:= x.l; 
temp := vl=X"OO" or vl=X"Ol" 
or vl=X"02" or vl=X"03" 
or vl=X"04" or vl=X"OE" 
or vl=X"OF" or vl=X"7F" 
or vl=X"BO"; 
return temp; 
end VALID_ADDRESS_FUN; 
~****************************************************************** 
~****************************************************************** 
end binary_ ops; 
"""""'""' w 
..... -
c.o 
-...J ::::::::::: 
~ 0::::::::::: 
CX> 
CX> 
N-
O> 
-...J 
..... -
CX> 
== 
